1 This paper describes an existing silicon implementation of an Arti cial Neural System based on Coherent Pulse Width and Edge modulation techniques. A chip set with di erent neural functions has been conceived, manufactured and tested. Neural circuits have been optimized for lowest computation energy and highest recon gurability. The main device is a 32 32 synaptic array, consuming 10mW of power at 140 MCPS. Synapsis size is about 7.200m 2 , using a standard 1:5m CMOS technology.
INTRODUCTION
Although most practical applications of Arti cial Neural Systems ANS are still carried out using software simulators, more and more designers are developing speci c VLSI circuits using various techniques, ranging from fully digital to fully analog and even optical ones 5 . Because of the advantages they provide, Pulse Streams" PS are gaining acceptance in the eld of hardware implementations of ANS 1, 2, 3, 4, 5, 8, 13 . PS are a class of modulations using quasi 1 The work has been supported partially by the Italian National Project Sistemi Elettronici Avanzati -Reti Neurali periodic" binary signals; information is contained in waveform timing and not in the amplitude. In Neural Systems, PS are primarily used to encode input i i and output y j activation signals both will be named i and synaptic weights w j i .
Applying PS to ANS simpli es the design of synapses and neurons and provides evident advantages with respect to either fully analog or fully digital implementations, such as 8 : high noise immunity, ease of multiplexing, low energy requirements, straightforward interfaces with analog environments, higher accuracy, easier recon gurability.
Two PS techniques in particular are described here: Coherent Pulse Width Modulation CPWM and Coherent Pulse Edge Modulation CPEM; both show v ery good performance and have been used by the authors to develop silicon neural systems. This paper presents a neural chip set built around a CPWM computing kernel, together with several circuits to interface CPWM and CPEM ANS to robotic sensors and actuators. Section 2 introduces the proposed PS modulations, while section 3 presents in detail the CPWM computing kernel. Sections 4 and 5 describe the analog respectively digital to from PS converters, while section 6 describes how to interface a PS neural network to a robotic environment. Section 7 proposes a theoretical performance analysis of the CPWM and CPEM systems. 
COHERENT PULSE WIDTH AND EDGE MODULATIONS
As shown in g. 1.a, CPWM activation pulses signals are allowed to be 1" only during the active phase T max but they always must be 0" during the idle phase. It is worth noting that, in spite of what is commonly believed 4 , the phase relationship of CPWM streams does not imply synchronism among leading and trailing edges, which would otherwise cause high current spikes on power supply. For the neural system presented here a clock period of T O = 7:2s f o 139kHz and T max = 6:3s have been chosen.
The same principle of CPWM can be used to develop CPEM 12 see g. 1.c. With this technique the information is carried by the position of a single edge in the binary waveform. CPEM signals can be obtained from CPWM by a modulo-2 divider. The bene t is a reduced bandwidth i.e. the numberof edges is cut in half for the same throughput. It is clear that CPEM signals can beeasily processed by circuits similar to those used for CPWM.
Multiplexing
An interesting advantage of CPWM and CPEM signals is that they can be multiplexed more easily than analog signals, thanks to their digital nature and coherence. A simple M R to 1 digital multiplexer is used to sequentially select up to M R signal sources, with the timing shown in g. It is worth noting that the non-linear transfer function described above will be substituted in next designs by a better performing waveformdriven non-linearity 8 , based on the A PS conversion techniques described in sect. 4.
Due to leakage currents, the voltage on capacitors C + and C , must be periodically refreshed, via input port A I N ,from an external digital memory through a D A converter see with an accuracy better than 1. Worst case refresh period is larger than 10ms.
Network Recon guration
By using CPWM and CPEM multiplexing, it is possible to recon gure a synaptic array in a very simple and straightforward way. The circuit of g. 2 has been modi ed replacing the bu er B with a logic AND, as shown in g. 5. inputs independent of the other groups.
If column lines X i are enabled sequentially, one at a time, and input CPWM streams are sent to the row lines Y j , the synaptic array again accepts multiplexed inputs, yet every neuron j receives all its inputs its own line Y j . For an array of 32 32 synapses, the multiplexing factor is M R = 32. As an example, such multiplexing can beused in conjunction with the imaging sensor of g. 14.
Current summing nodes can also be crossconnected to each other in groups of M K by means of switches K j . This gives additional degrees of freedom for chip recon guration.
As an example, the chip can be con gured to have 32 M K outputs with 32M K inputs each.
Large Networks
The problem of implementing and recon guring large networks using a limited count o f P S c hips has been considered. A solution consists in virtualizing" the array on a limited number of CPWM chips. All weights of such arrays must be stored in an additional digital memory and from there moved in smaller blocks into the synaptic array.
This solution is well suited to CPWM, thanks to its coherent nature. Provided that capacitor refresh can bemade su ciently fast see par. 3.1, weight matrices can be changed at every CPWM clock cycle, during the idle phase. Preliminary results indicate that 100ns D A converters with a size of 350 250m 2 and about 11mW power dissipation per converter are feasible. For an array o f 3 2 c o n v erters, these gures correspond to an update rate of about 10 8 weights s, with a total power dissipation of about 350mW.
Furthermore, since multiplexed streams are synchronous with the common time reference CCK, they can be easily handled and modi ed using dynamic routers i.e. purely digital circuits. When several chips are interconnected by means of such circuits, the equivalent i n terconnection topology can be modi ed at runtime only by changing the routing sequence, without changing the network physical layout. 
Analog to CPWM CPEM conversion
Two di erent methods for A PS conversion have been considered so far: waveform-driven and capacitor-discharge. In both cases an input voltage range of about 100mV to 4V can be obtained with single 5V supply.
Waveform-driven converters see g. 7
are based on the binary comparison between 
Non-linear conversion can be used both to compensate non-linear sensors and to improve the performance when controlling strongly nonlinear systems. As described in section 3.1 this method can also beused to compute the sigmoidal transfer function within the neuron body, provided that the shape of V 0 r t is the inverse of a sigmoid.
Capacitordischarge converters see g. 8.a sample the input voltage V i on a capacitor C T , which is then discharged by a constant current I Z . The advantage of this technique with respect to waveform-driven is that it does not require an external waveform. On the other side it suffers from several problems: sensitivity depends heavily on matching between a current and a capacitance, which is poor for typical silicon VLSI technologies, and conversion linearity relies on current generator characteristics which cannot be tailored to requirements. Another characteristic of this converter is that it generates output pulses with the leading edge coincident with the beginning of the active phase. This may increase power supply spikes when several such converters are used within the same system.
Technology dependence can be partially compensated inserting an additional converter in a closed loop, as shown in g. 8.b. The converter input is biased at voltage V max and the output phase is compared with CCK. The resulting error is used to tune I Z for all the converters within the same chip. In both cases the proposed circuits can be adapted to CPEM by simply adding a Toggletype ip-op at the output of the threshold comparators. Fig. 9 plots the measured characteristics of two di erent A PS converters.
CPWM CPEM to Analog conversion PS A conversion can be of two types:
waveform-driven and capacitor-charging. In both cases output voltage ranges of about 100mV to 4V can be obtained with single 5V supply.
Waveform-driven conversion see g. Capacitorcharging conversion see g. 11 is the dual of capacitor discharge PS A, in the sense that a capacitor C T is charged with a constant current I Z for all the duration of the input pulse. 
DIGITAL INTERFACES
Some Digital-to-Pulse-Streams D PS and Pulse-Streams-to-Digital PS D converters for CPWM networks have also been designed and manufactured. Both converters are based on a digital counter with an appropriate clock e.g. 10MHz for 6 bits converters. These converters are intrinsically linear and accurate, although they are much larger and power-hungry than A PS and PS A converters. 
APPLICATIONS
The neural chip set described in the previous sections is currently being used in several control and robotic applications. Some of the applications that have been considered so far are: magnetic bearings, autonomous vehicles e.g. an exapode-like" walking system, motion estimation from polar coordinates radial imagers and many others. In most cases a neural system has to be interfaced with an external analog world by means of sensors and actuators. This section describes in detail how t o i n terface most commonly used ones to the proposed CPWM system.
Interfacing Sensors
The A PS converters described above are the kernel of interfaces among Pulse Stream ANS and commonly used robotic sensors. An interesting application of PS techniques is the integration of the converter directly within the sensor itself. This simpli es remote sensing and galvanic isolation of the sensor from the control equipment, since pulses can easily be transmitted through a digital optoisolator. This section details some practical applications of A PS converters.
Sensors with Voltage Output can be connected directly to the A PS converters described in sect. 4.1, with ad-hoc ampli ers or attenuators when their output voltage is outside the converter input range.
Sensors with Current Output can be interfaced to A PS converters by shunting the converter input with an appropriate resistor, provided that this is compatible with the voltage compliance of the sensor e.g. standard commercial 420mA sensors for industrial applications, or using transresistance ampli ers.
An alternative to the above solution, for capacitor discharge converters and for low current v alues, is to use the input current directly to discharge or charge the converter capacitor C T . This solution provides a more linear transfer function but it relies on a low spread of technological parameters.
Resistive Sensors can be interfaced by means of a constant current source.
Imaging Sensors An imaging sensor suited to CPWM networks is currently under analysis. The schematic diagram shown in g. 14 re ects the A PS converter shown in g. 8, where the current generator has been substituted by a photodiode. Since the detector cur-
15 This is a simpli ed version of similar sensors found in literature 11 where the PulseWidth-to-digital" converter has been removed, with obvious advantages in terms of power dissipation, detector size, reliability and number of output channels throughput. The row m ultiplexing technique envisaged in g. 14 directly matches the multiplexing capability o f CPWM networks see g. 1.b and 5, therefore each output line can convey as many independent pixels as required by pin-count constraints.
Interfacing Actuators
Most Voltage-controlled Actuators e.g. DC motors, lamps, LED, heaters, analog voltmeters and DVM can be driven directly by CPWM signals through simple ON OFF bu ers. This solution is based on the fact that the average value of a CPWM waveform is proportional to T i T O = i Tmax T O . Direct driving presents relevant advantages for four main reasons: there is no need for PS A conversion with an increase in accuracy; power ON OFF bu ers are much simpler than analog ones a power HEXFET is often su cient; it adapts to virtually any voltage range; galvanic isolation is simpli ed e.g. an optocoupler.
In some cases, when the actuator has a fast response and cannot average the energy of PS e.g. piezoelectric actuators, oscilloscopes, a PS A converter is required.
SYSTEM PERFORMANCE
This section presents a theoretical analysis of the performance of CPWM and CPEM neural systems. Power dissipation, reponse time, computation energy and the speed vs. accuracy tradeo have been considered and are described below. Supply Power of A PS and PS A converters can be made very small for most types of converters. A power consumption lower than 50W per converter has been measured from several prototypes, which corresponds to a conversion energy below 300pJ.
Power Dissipation

Response time and Computation Energy
The response time T S is the time required to accurately compute a whole matrix-vector multiplication. Since the proposed CPWM system operates synchronously with the CCK clock, the response time is T S = T O = 7 : 2 s.
The Computation Energy E C J p er connection is the product of response time T S by the average power dissipation of each individual synapsis:
Since the current intensity I on depends on weight values, it is often convenient to consider as average values: w j i = 0 : 5 and i = 0 : 5.
The theoretical worst-case computation energy of the proposed CPWM system is about 60 pJ per connection, which is so far the smallest gure among all existing implementations see tab. 1. A slightly larger energy of 75pJ has been measured from prototypes, since it also includes neuron power dissipation. This corresponds to less than 10mW power dissipation for 1024 synapses at f o 139kHz i.e. 140MCPS. PS multiplication is intrinsically linear, since it operates in the time domain and it is based on integration, which is a linear operator.
Current generators are always used in either of two operating points ON or OFF therefore they need not beso linear as in analog multipliers. Resistors can often be used in place of current generators with no change in performance.
The dynamic range of PS multipliers is much higher than that of analog ones. An output dynamic range in excess of 3 decades can be easily obtained.
Waveform-driven non-linearities may operate with less supply power than analog non-linearities because they use no saturated ampli er nor any resistive feedback.
CONCLUSION
This paper has presented a complete CPWM neural chip set which has been developed, manufactured and succesfully tested. The system is based on CPWM pulse streams and has mixed analog digital synapses with analog di erential weight storage. Recon guration and multiplexing is made simple and weight virtualization techniques allow to build large and e cient silicon ANS.
Several solutions to the problem of interfacing real sensors and actuators to silicon Articial Neural Networks have also been presented. All of them have lead to working silicon prototypes. The proposed converters are currently being integrated in a speci c standard-cells environment intended for fast development of speci c neural controllers" for robotic applications.
